Accelerating Systems with Programmable Logic Components

10 credits

Course, Master's level, 1DT109

Autumn 2023 Autumn 2023, Uppsala, 33%, On-campus, English

Autumn 2023 Autumn 2023, Uppsala, 33%, On-campus, English For exchange students

Autumn 2024 Autumn 2024, Uppsala, 33%, On-campus, English

Autumn 2024 Autumn 2024, Uppsala, 33%, On-campus, English For exchange students

About the course

On completion of the course, you should be able to:

  • define complex digital circuits using hardware description languages such as VHDL or Verilog
  • test, debug, and verify digital designs using test benches and simulation tools
  • integrate custom programmable logic components with processor-based systems
  • analyse power and performance of accelerating key system components
  • demonstrate how a processor interacts with an accelerator through software

Content:

  • Syntax and semantics of hardware description languages, and their use to define digital systems.
  • Design and implementation of test benches and the use of simulation-based and on-chip debugging facilities for verifying system designs.
  • Parallelisation of key algorithms for higher throughput and lower latency.
  • Integration of hardware accelerators at the system- and software levels.
  • Overview of different design styles and abstraction methods.
  • An extensive project in simulation and synthesis, designing a realistic accelerator for a system-on-chip processor system.

No reading list found.

FOLLOW UPPSALA UNIVERSITY ON

facebook
instagram
twitter
youtube
linkedin